RECEIVED
CENTRAL FAX CENTER

SEP 0 4 2007

Application Number: 10/577,055

Date of faxing:

04/09/2007

AMENDMENT TO THE CLAIMS

Please amend the claims as follows:

- 1. (currently amended) A method for constructing converting at least one digital input signal and providing to at least one analog representation signal thereof, comprising:
- (a) feeding a DSP with said at least one digital input signal and a synchronization clock,
- (b) repeatedly identifying a model of a constructing digital to analog waveform converter device-for creating a representation of the relationships between said DSP digital outputs and at least one of said at least one analog representation signal-of said constructing device, wherein said digital to analog waveform converter constructing device-comprisesing discrete output devices and a MIMO system,
- (c) said DSP is calculating n digital outputs, by using said at least one digital input signal and the identified model of said-constructing device digital to analog waveform converter,
- (d) said n digital outputs are received by k discrete output devices comprising: , in total, n digital inputs, m analog outputs, and simple conversion rules between said n digital inputs and said m analog outputs,
- (e) said MIMO system receiving said m analog outputs, and providing at least one output analog signal equivalent to said at least one digital input signal.
- 2. (currently amended) The method of claim 1, wherein said MIMO system is eonstructed from comprises low accuracy components featuring high bandwidth, high gain, and low current consumption.
- 3. (original) The method of claim 1, wherein said MIMO system comprises passive components.
- 4. (original) The method of claim 1, further comprising clock skew.
- 5. (original) The method of claim 1, wherein said MIMO system is time varying according to said synchronization clock.

Date of faxing: 04/09/2007

6. (currently amended) The method of claim 1, wherein said identifying the model eomprising comprises identifying the inverse relation.

- 7. (currently amended) The method of claim 1, wherein said identifying a-the model emprising comprises feeding at least one known digital signal to said at least one digital input signal in a training period, and reading said known digital signal and digital result from at least one ADC-analog to digital converter connected to said at least one analog representation signal, and identifying the model of said digital to analog waveform converter constructing device-by applying a system identification algorithm.
- 8. (currently amended) The method of claim 7, wherein said at least one known digital signal emprising comprises a sequence of independently and identically uniformly distributed pseudo-random numbers.
- 9. (currently amended) The method of claim 1, wherein said model is identified by applying an identification algorithm that is using an comprising a-priori statistical knowledge.
- 10. (currently amended) The method of claim 1, wherein said <u>digital to analog</u> <u>waveform converter constructing device</u> is enclosed in a system performing several signal processing functions which contains information regarding said at least one analog representation signal, and said information is sufficient for <u>enabling an identification algorithm of the model constructing device</u> the step of identifying the model of the digital to analog waveform converter.
- 11. (currently amended) The method of claim 1, wherein an additional <u>digital to analog waveform converter signal constructor</u> comprising a system model with unknown parameters is used for identifying said model of a constructing device <u>said digital to analog waveform converter</u>, and unknown parameters of both models are identified by joint model identification algorithm.
- 12. (currently amended) The method of claim 11 where said joint model identification algorithm is based on feeding said <u>digital to analog waveform converter</u> constructing device with at least one known training sequence.
- 13. (currently amended) The method of claim 12, wherein said at least one known training sequence comprising comprises an independently and identically distributed pseudo-random sequence.

Date of faxing: 04/09/2007

14. (currently amended) The method of claim 1, wherein said identifying a model emprising—the step of identifying the model further comprises low speed components sampling said at least one analog representation signal every few samples and training only on the sampled samples.

- 15. (currently amended) The method of claim 1, wherein said identifying a model emprising the step of identifying the model further comprises a low speed DAC reference, wherein a training digital signal is fed both to said low speed DAC reference and to said constructing device digital to analog waveform converter, and the analog output signals of the low speed DAC reference and said at least one analog representation signal are subtracted in order to create an error signal; said error signal is sampled and fed to said DSP for training.
- 16. (currently amended) The method of claim 1, wherein said discrete output devices emprising-comprise at least one low resolution digital to analog converter.
- 17. (original) The method of claim 1, wherein the value of each of said m analog outputs is selected from a predefined group of values.
- 18. (original) The method of claim 1, wherein said m analog outputs are time varying according to a predetermined waveform.
- 19. (currently amended) The method of claim 1, wherein said MIMO system is selected from the group consisting of continuous MIMO system, and MIMO system having a unified model, and continuous MIMO system having a unified model.
- 20. (currently amended) The method of claim 1, wherein said the step of calculating the n digital outputs is by comprises inverting said model by using internal controller in order to keep the error to be within a deterministic or probabilistic set of predefined constraints and internal constructing device for implementing, in the digital domain, the mathematical equivalence of the transfer function of said constructing device digital to analog waveform converter.
- 21. (original) The method of claim 19, wherein said MIMO system is a linear MIMO system.
- 22. (cancelled)
- 23. (cancelled)
- 24. (currently amended) The method of claim 1, wherein said MIMO system is a linear MIMO system, and said identifying said model of said at least one digital input

Date of faxing:

04/09/2007

signal providing at least one analog representation signal thereof comprising the step of identifying the model further comprises LMS technique.

- 25. (currently amended) A method for constructing at least one digital input signal and providing analog representation thereof, comprising:
- (a) feeding a DSP with at least one digital input signal and synchronization clock,
- (b) occasionally or within a repetitive training period, said DSP is identifying a model of a digital to analog waveform converter at least one discrete output device and m MIMO stages, referred to as constructing device, wherein said digital to analog waveform converter comprises at least one discrete output device and m MIMO stages, and whereby the model for creating a representation of represents the relationships between digital outputs of said DSP and at least one analog output signals of the m MIMO stages,
- (c) calculating n digital outputs, by using said at least one digital input signal and the identified model-of-said constructing device,
- (d) said n digital outputs are received by said at least one discrete output device comprising, in total, n digital inputs, m analog outputs, and simple conversion rules between said n digital inputs and said m analog outputs,
- (e) corresponding MIMO stage to each one of said m analog outputs, excluding first MIMO stage, are receiving at least one analog input signal from the preceding stage and the appropriate analog signal said at least one discrete output device; first MIMO stage is receiving only the appropriate analog signal from said at least one discrete output device; all m MIMO stages are providing at least one output analog signal; last MIMO stage is providing at least one output analog signal equivalent to said digital input signal.
- 26. (currently amended) The method of claim 25, wherein each of said m MIMO stages comprising comprises attenuating the signal, and adding a predefined constant or subtracting said predefined constant from said attenuated signal, according to said DSP decision.
- 27. (cancelled)
- 28. (original) The device of claim-27 55, wherein said analog representation having RMS below 10 mili volt at frequency above 10 MHz.
- 29. (cancelled)

Date of faxing:

04/09/2007

- 30. (original) The device of claim 27_55, wherein said synchronization clock is a signal selected from the group consisting of fixed pulse shape and frequency, and any deterministic signal featuring frequency.
- 31. (cancelled)
- 32. (cancelled)
- 33. (cancelled)
- 34. (currently amended) The device of claim 32_55, wherein said DSP is implemented by two separate DSPs.
- 35. (currently amended) The device of claim 32 55, wherein said training generator is implemented within said DSP.
- 36. (cancelled)
- 37. (currently amended) The device of claim 27 55, wherein said constructing device is enclosed in a system performing several signal processing functions which contains information regarding said at least one analog representation signal, and said information is sufficient for enabling an identification algorithm of identifying the model-constructing device.
- 38. (currently amended) The device of claim 27_55, wherein-further comprising an additional signal constructor digital to analog waveform converter comprising a system model with unknown parameters, whereby said additional digital to analog waveform converter is used for identifying said model-of a constructing device, and unknown parameters of both models are identified by joint model identification algorithm.
- 39. (currently amended) The device of claim 27 55, <u>further comprising wherein said identifying a model comprising low speed components</u>, <u>whereby said low speed components are</u> sampling said at least one output analog signal every few samples and training only on the sampled samples.
- 40. (currently amended) The device of claim 27_55, wherein said discrete output devices <u>further comprising</u> at least one low resolution digital to analog converter.
- 41. (currently amended) The device of claim 27_55, wherein said MIMO system device is selected from the group consisting of continuous MIMO system device, and MIMO system device having a unified model, and continuous MIMO system-device having a unified model.

Date of faxing: 04/09/2007

- 42. (currently amended) The device of claim 41, wherein said MIMO system-device is a linear MIMO-system device.
- 43. (currently amended) The device of claim 27_55, wherein said device is implemented as a multi-stage configuration.
- 44. (currently amended) The device of claim 27_55, wherein said device is implemented as a multi-stage configuration and said multi-stage configuration <u>further</u> comprising an iterative control;—, <u>whereby</u> said iterative control is transferring a residual error to subsequent stages in each stage where the control function is successfully implemented.
- 45. (currently amended) A multi-stage <u>digital signals constructor</u> <u>digital to analog</u> <u>waveform converter comprising stages</u>, wherein each stage <u>comprising comprises</u>:
- (a) amplifier amplifying an input digital signal,
- (b) means for approximately integrating the amplified digital signal,
- (c) means for synchronizing said multi-stage digital signals constructor,
- (d) means for adding at least one predefined correction to said amplified digital signal.
- 46. (original) The device of claim 45, wherein said analog output signal having RMS below 10 mili volt at frequency above 10 MHz.
- 47. (original) The device of claim 45, wherein said amplifier is open loop transconductance amplifier.
- 48. (original) The device of claim 45, wherein said means for synchronizing comprises switching amplifier according to a clock.
- 49. (currently amended) The method device of claim 45, wherein said means for comparing the integrated amplified digital signal with a threshold comprising a training generator feeding at least one known digital signal to said input digital signal in a training period, and reading said known digital signal and digital result from at least one ADC connected to said at least one analog output signal, and identifying the model of said multi-stage digital signals constructor digital to analog waveform converter by applying a system identification algorithm.
- 50. (original) The device of claim 49, wherein said training generator is implemented within said DSP.

Date of faxing:

04/09/2007

- 51. (currently amended) A parallel multi-stage—digital—input constructor_digital_to analog waveform converter, comprising:
- (a) plurality of digital input constructors digital to analog waveform converters receiving at least two different digital input signals,
- (b) said plurality of digital input constructors digital to analog waveform converters are placed on the same silicon substrate, featuring crosstalk between themselves said plurality of digital input constructors,
- (c) a common DSP, for whereby said DSP is treating said crosstalk effect, whereby each of the plurality of the digital to analog waveform converters stage of each multi-stage digital input constructor comprising comprises: amplifier amplifying an input digital signal, integration means for integrating the amplified digital signal, a synchronization clock-synchronizing said multi-stage digital input constructor, and a comparator for comparing the integrated amplified digital signal with a threshold, and adding at least one predefined correction to said amplified digital signal.
- 52. (currently amended) A method for constructing at least one digital input signal and providing at least one analog representation signal thereof, comprising:
- (a) feeding a DSP with said at least one digital input signal and a synchronization clock,
- (b) said DSP is calculating by said DSP, n digital outputs, by using said at least one digital input signal and a <u>digital to analog waveform converter</u> model—of said constructing device, whereby said model can be considered as having sufficient necuracy.
- (c) said n digital outputs are received receiving by k discrete output devices said n digital outputs; said k discrete output devices comprising, in total, n digital inputs, m analog outputs, and simple conversion rules between said n digital inputs and said m analog outputs,
- (d) receiving said by a MIMO system receiving said m analog outputs, and providing at least one output analog signal equivalent to said at least one digital input signal.
- 53. (currently amended) The method of claim 52, wherein said sampler MIMO system can be considered as time invariant by using analog or digital compensation methods.

Date of faxing:

04/09/2007

54. (new) The method of claim 7, wherein said analog to digital converter and said digital to analog waveform converter are adaptive and trained together.

- 54. (new) A device comprising:
- (a) a digital to analog waveform converter comprising: (i) at least one discrete output device and (ii) a MIMO device; said discrete output device comprising simple conversion rules between said digital inputs and said analog outputs; said discrete output device is connected to said MIMO device; and said MIMO device comprising at least one analog input and at least one analog output;
- (b) A DSP connected to at least one digital input signal, a synchronization clock and at least one discrete output device, whereby said DSP, occasionally or within a repetitive training period, is identifying a model of said digital to analog waveform converter for creating a representation of the relationships between said digital outputs of said DSP and at least one of the analog output signals of said MIMO device; whereby said DSP while not in training mode is calculating the appropriate input to the at least one discrete output device using said model to provide at least one output analog signal equivalent to said digital input signal.